The issue of developing efficient algorithms for constructing a flawless subarray from a defective VLSI/WSI(wafer scale integration) array is addressed in this paper. The array consists of identical elements such as processors embedded in a switch lattice in the form of a rectangular grid. In contrast to the redundancy approach in which some elements are dedicated as spares, all the elements in the degradation approach are treated in a uniform way. Each element can be either fault-free or defective and a subarray which contains no faulty element is derived under constraints of switching and routing mechanisms. A graph formulation is used to describe the problem and reconfiguration is found to relate to finding an independent set of a graph. Efficient heuristic algorithms are presented to determine a target subarray from the defective host array.
The goal here is to derive a fault-free subsystem from the faulty host system under certain limitations such as switching capabilities, minimum dimensions of the final system, etc.
There is a fundamental difference between these two yield enhancement techniques. The amount of redundancy is limited in the first approach. The problem is therefore, to find a set of spares which can replace all the faulty elements. If the spare elements cannot replace all the faulty elements, the system is not reconfigurable and should be discarded. But for the degradation approach, the final dimension is flexible and depends on the needs of the application. The problem becomes to find a maximum set of fault-free circuitry which satisfies the size and topology constraints of the target structure. Usually a maximum dimension array is desirable.
There are extensive literatures on reconfiguration algorithms for the first approach, especially on memories with spare rows and columns . But little research has been reported on the reconfiguration issues of the degradation approach. In this paper we will develop a systematic method based on graph models for the reconfiguration problems of the degradation approach. Due to space limitation, please refer to [12] for all the proofs of theorems and lemmas.
Degradable Arrays and Reconfiguration
First, the reconfiguration problem for degradable arrays is formally described as following: Given an m x n host array H which contains faulty cells and an integer L, find an m' x n' fault-free subarray T under certain constraints, such that "al, n'2kz. IGl<m, lG2Gn, and m'+n' = L.
The switches and links are assumed to be fault free [1, 2, 5] . In this paper we consider the following three constraints: (1) Row and column bypass, (2) Row bypass and column rerouting, and (3) Row and column rerouting. The case of row rerouting and column bypass is equivalent to (2) and will not be discussed here. We define the compensation distance to be rhe largest possible difference between the row(co1umn) indices of two connected cells in a reconfigured array. In the row or column rerouting scheme of constraints (2) and (3), the compensation distance is limited to one. Fig, 1 (2) with a single-track of switches is applied to the same example, a 4 x 3 array can be constructed as in Fig. 1@ ), which shows the potential flexibility of constraint (2) compared to (1). The advantage of having column rerouting is that fault-free cells in an unused column can be utilized to compensate faulty cells in other columns and this implies more efficient utilization of available cells. For the third constraint, rerouting around faulty cells can be performed in both row and column directions and results in a more general interconnection switching structure as shown in Fig.  l(c) . This is similar to a single-track CHiP array [131 with the exception that there is no switch at the intersection of two switch grids. This single-track model has also been used in [14] for recontiguration of array processors using the redundancy approach.
Problem Formulation
The bipartite model in [61 is used to describe the defective cells in the array. A 4 x 5 array with five faulty cells is shown in Fig. 2 ]. An edge exists from Ri to Cj if the cell C(Ri, C j ) is faulty. The bipartite graph in Fig. 2(b) describes the previous example. In the remaining of this section, constraint (1) is assumed. Since the reconfigured array contains no defective cells, the problem becomes to find a set of rows and columns which do not intersect at a defective cell. This is equivalent to finding an independent set I of row and column vertices in BG. Assume the number of row vertices in I is m' and the number of column vertices is n'. It is necessary that "21 and n'Z1, otherwise the reconfigured target array is not an array at all. Thus the problem becomes to finding an independent set I of BG such that there are at least one row vertex and one column vertex in I. The independent set problem without any restriction for a bipartite graph can be solved in polynomial time by finding a maximum matching [151. However, an independent set found in this way may include vertices from V1 (or V,) only and a corresponding array cannot exist. Therefore, the algorithm to find an independent set will not be directly applicable. Indeed, the problem of finding an m' x n' subarray from an m x n host array under consaaint (1) has been proved to be NP-complete [ll] and is stated in the following lemma.
LEMMA 1: Given a (P + r ) x (Q + c) rectangular array, the problem to determine a subarray P x Q which contains no faulty cell is NP-complete.
Since the problem in Lemma 1 is a special case of the reconfiguration problem for degradable arrays, we have the following theorem.
THEOREM 2:
The reconfiguration problem for degradable arrays under conseaint (1) is NPcomplete.
COROLLARY 1:
The reconfiguration problem for degradable arrays under constraint (2) or (3) is also NP-complete.
Reconfiguration Algorithms Row and Column Bypass
The flowchart of the algorithm is shown in Fig. 3(a) . Define the weight w (v) of a vertex v in V1 or V 2 be the number of nonfaulty cells in the row or column corresponding to v. The Erst step in Fig.   3 (a) is to assign weights for all vertices. Then an initial screening (early abort) is performed to determine if it is possible to find a target array at least with the required dimensions kl x k2. Let M=(u I U E VI and w(u) 2 k2) andN=(u I U E V 2 and W(U) 2 k l ) . The rows and columns corresponding to the vertices in M and N are the only possible canhdates to be included in the target array. This is based on the following Lemma.
LEMMA 2: If a row Ri(column Cj) is included and w(R;) (w(Cj)) = k, the target array will have at most k columns(rows).
Hence if the early abort procedure detects either m'=IM I < k l or n'=IN I < k 2 , we declare the target array cannot be constructed and abort the procedure. Otherwise, the actual repair analysis is performed by a harvest-most approach (Algorithm HM). First the algorithm selects kl row vertices and k2 column vertices with the largest weights. Each time a vertex U is selected, delete every vertex v adjacent to U as well as its incident edges from BG. Adjust the weights of the remaining vertices accordingly due to the deleted edges. After we have selected kl row vertices and k2 column vertices, a vertex w with the largest weight among all vertices is selected next followed by the above vertex deleting process. Repeat the above process until no vertex is left.
The harvest-most algorithm clearly deserves its name. It constantly tries to include the maximum weight (i.e., smallest degree) vertex such that the number of its adjacent vertices removed from the graph is minimum. The more vertices are left in the graph, the better chances we can utilize these nonfaulty cells.
Row Bypass and Column Rerouting
The algorithm for the second constraint is divided into two phases. In the Erst phase, all possible maximal sue arrays which satisfy the dimension requirements of the final target array are derived as candidates. This is based on the following property. If there is no candidate found after the initial analysis, we declare the target array cannot be obtained and abort the whole procedure. Otherwise, a heuristic second phase analysis algorithm is performed. Fig. 3(b) shows the flowchart of this procedure which consists of an early abort analysis and a column rerouting algorithm (Algorithm CR). Algorithm CR works as follows. First we choose maximum sue d = m' x n' array from the candidate set. The logical rows in the target array are the m' rows with the largest weights. Logical columns are more complex to select. Defined below is the reconfigwubility of column j which indicates how easy a physical column and its neighbors can be used to construct a logical column: C(i,j) is a faulty cell or has already been included, try to include C(i,j-1). If it fails again, then try to include C ( i , j + l ) . If all three trials do not succeed, go to the last cell in row i-1 which has another unhied option to select a cell in row i to connect. If there is no such node in row i-1, we declare that the logical column corresponding to physical column j cannot be formed and the logical cell C'(i',j') corresponding to C ( i , j ) is marked as faulty. This procedure repeats until an m' x n' array is established. If this array contains no faulty cell, the solution is found. Otherwise, Algorithm HM is applied to obtain a fault-free target array since the logical arrays containing reconfigured columns has bypass capabilities only. The whole process is repeated for another candidate with the largest size among the Weighting vmicas.
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remaining candidates until the largest target array is found.
Row and Column Rerouting
In this scheme, we can bypass as well as reconfigure in both row and column directions. First we assume only one dimension of the host array can reroute and the other si& performs bypass operation. Hence this is equivalent to the problem in the last section and the algorithm developed there can be applied directly except that there is one candidate set for each dimension of the array. The largest size array of these two candidate sets determines which dimension will reroute fust. After performing rerouting on one dimension and bypass on the other, if there is no faulty cell in the resulting array, the job is done. Otherwise, the rerouting algorithm is applied to the other dimension. If the resulting array still contains faulty cells, Algorithm Hh4 is applied to get the final fault-free target array. The procedure repeats until the largest target array is obtained.
Example Fig. 4(a) shows a 6 x 6 array with 10 faulty cells. The resulting target arrays from the above three algorithms are shown in Fig. 4(b) , (c), and (d). As expected, the row and column rerouting scheme generates the largest target array under the single-track model. However, none of these generate an array with size of 6 x 4 which is the upper bound according to Theorem 3. This is due to the inherent constraint of the single-trick switch architectures whose compensation distance is limited to one. Under this limitation, not all non-faulty cells can be fully utilized if there are clustered faults.
Multiple-track reconfigurable architectures can potentially utilize more non-faulty cells than single-track architectures at the expense of larger overhead. For example, with two tracks of switches between two rows, we can obtain a theoretical maximum 6 x 4 array (Fig. 4(e) ) compared with the 4 x 4 array (Fig. 4(c) ) obtained by single-track structures. The bold oval in Fig. 4(c) indicates where the double-track switches are utilized. 
Experimental Results
The above algorithms have been implemented in C on a SUN 3/60. Faults were generated randomly. Two figures of merit, harvest and degradation, are defined to compare the efficiency of these schemes as following: The harvest represents how effective the nonfaulty cells are utilized in constructing a target array from a host array. The degradation measures the degree of potential performance loss due to the smaller target array than the original host array. Tables I summarize the experimental results. Under constraint (1). the harvest is low if the fault percentage is greater than 10% since there is no switch provided to redirect data. But under constraint (2) and (3), the harvest increases significantly. Especially under both row and column rerouting constraint, most arrays can get more than 90% harvest. This demonstrates that more flexible schemes will better utilize the available resources. Harvest is closely related to degradation. A higher harvest means more cells are included in the target array and therefore we get more performance. Table II shows that high harvest can also be obtained by including more switch tracks even with a large number of faults. We can also see that the harvest approaches the maximum value (which can be determined by Theorem 3) if nine tracks of switches are used. Overall, the algorithms perform well and the results are good.
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Summary
A systematic method to reconfiguration in VLSWSI arrays using the degradation approach for yield enhancement is presented in this paper. Based on the bipartite graph representation of faulty cells in a reconfigurable host array, the problem to find a maximum fault-free target array was shown to be equivalent to finding a restricted independent set of vertices in the graph models. Three constraints on the row and column reconfigurability were considered. The complexity was analyzed and heuristic algorithms were developed for variations of the problem under the three constraints. These algorithms have been implemented in C and experimental results were collected which demonstrate the efficiency of the proposed approaches.
